



European Patent Office
Office européen des brevets

Publication number:

0 368 655 A3

EUROPEAN PATENT APPLICATION

Application number: 89311594.9

Int. Cl. G06F 15/16

Date of filing: 09.11.89

Priority: 09.11.88 JP 282805/88

Date of publication of application:
16.05.90 Bulletin 90/20

Designated Contracting States:
DE FR GB

Date of deferred publication of the search report:
27.11.91 Bulletin 91/48

Applicant: FUJITSU LIMITED

1015, Kamikodanaka Nakahara-ku
Kawasaki-shi Kanagawa 211(JP)

Inventor: Okabe, Toshihide
75, Futako Takatsu-ku
Kawasaki-shi Kanagawa 213(JP)

Representative: Stebbing, Timothy Charles et al
Haseltine Lake & Co. Hazlitt House 28
Southampton Buildings Chancery Lane
London WC2A 1AT(GB)

Communication system using a common memory.

A plurality of processors and a particular processor use a common memory. A processor for requesting a communication with the particular processor writes a data in a predetermined address of the common memory which corresponds to the processor. Upon writing the data into the common memory, an interruption signal is produced to interrupt the

particular processor. The particular processor processes the interruption signal and determines which processor requests the communication with the particular processor and reads a data from the address area in the common memory which corresponds to the processor, thereby enabling a communication between the processors to be conducted.




Fig 3

EP 0 368 655 A3



European
Patent Office

EUROPEAN SEARCH REPORT

Application Number

EP 89 31 1594

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
X.A	EP-A-0 164 972 (A.T.T. COMPANY) * page 1 - page 3, line 35 * * page 4, line 5 - page 5, line 19 * * page 14, line 26 - page 16, line 26 * * abstract; claim 1; figures 1-3 * - - - -	1-6,9-10, 7-8	G 06 F 15/16
X.A	EP-A-0 201 020 (HONEYWELL INFORMATION SYSTEM ITALIA) * column 1, line 1 - column 6, line 17 * * column 8, line 10 - column 11, line 42 * * column 16, line 34 - column 18, line 37 * * abstract; figures * - - - -	1,5,2-4, 6-10	
A	PATENT ABSTRACTS OF JAPAN vol. 8, no. 183 (P-296)(1620) August 23, 1984 & JP-A-59 75 350 * the whole document * - - - - -	4,5	
			TECHNICAL FIELDS SEARCHED (Int. Cl.5)
			G 06 F
The present search report has been drawn up for all claims			
Place of search The Hague		Date of completion of search 19 September 91	Examiner SOLER J.M.B.
CATEGORY OF CITED DOCUMENTS X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure P: intermediate document T: theory or principle underlying the invention		E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons &: member of the same patent family, corresponding document	



Europäisches Patentamt
European Patent Office
Office européen des brevets

Publication number:

0 368 655
A2

EUROPEAN PATENT APPLICATION

Application number: 89311594.9

Int. Cl. 5 G06F 15/16

Date of filing: 09.11.89

Priority: 09.11.88 JP 282805/88

Date of publication of application:
16.05.90 Bulletin 90/20

Designated Contracting States:
DE FR GB


Applicant: FUJITSU LIMITED
1015, Kamikodanaka Nakahara-ku
Kawasaki-shi Kanagawa 211(JP)

Inventor: Okabe, Toshihide
75, Futako Takatsu-ku
Kawasaki-shi Kanagawa 213(JP)

Representative: Stebbing, Timothy Charles et al
Haseltine Lake & Co. Hazlitt House 28
Southampton Buildings Chancery Lane
London WC2A 1AT(GB)

Communication system using a common memory.

A plurality of processors and a particular processor use a common memory. A processor for requesting a communication with the particular processor writes a data in a predetermined address of the common memory which corresponds to the processor. Upon writing the data into the common memory, an interruption signal is produced to interrupt the particular processor. The particular processor processes the interruption signal and determines which processor requests the communication with the particular processor and reads a data from the address area in the common memory which corresponds to the processor, thereby enabling a communication between the processors to be conducted.



Communication System using a Common Memory

Background of the Invention

The present invention relates to a system for communicating between data processing systems and between units constituting a data processing system.

With the recent expansion in the variety of data processes, communication is carried out between data processing systems or between units constituting a data processing system.

Communication between units (apparatuses within the same system) or between adjacent systems, can be conducted through a memory commonly owned by those units.

In prior art systems a data reading is carried out using a polling method. With this method, communication speed between units depends on the polling period, which limits the effectiveness of the communication by the common memory cannot. Therefore, a more effective communication method using a common memory is necessary. Figure 1 shows a prior art communication system using a common memory.

According to the prior art common memory technology, a writable and readable memory is co-owned by a plurality of units (for example, unit A and unit B) 1 and a special meaning (for example, a command area or data area) is given to the predetermined address of the common memory 2.

When unit A1 intends to send something to unit B1, predetermined data such as commands are written in a predetermined address of the common memory in unit A1.

Unit B1 enables the data to be read out periodically from the previously defined address by using a wellknown polling method and recognizes the above communication data transmitted from unit A1.

According to the communication system of the above prior art method, it is necessary for unit B1 to periodically perform a polling to common memory 2. The communication speed depends on the polling period of unit B1 and therefore cannot reach the desired level.

Summary of the Invention

An object of the present invention is to provide a communication system in which the communication speed in a common memory is not limited by the polling period of the common memory when, in a communication between data process systems or between units constituting a data process system, polling is conducted by the unit on the receiving

side.

A feature of the present invention is to provide a communication system in which a common memory is used by a plurality of units comprising means for writing data in a predetermined address of said common memory in which said data transmitted from a first one of said units is stored, means for producing an interruption signal for interrupting a second one of said respective units based on the data transmitted to said common memory, and means for reading the data from said predetermined area of said common memory which corresponds to said first unit, based on an interruption process of said unit which receives said interruption signal produced by second said interruption signal producing means, whereby a communication between first and second units can be conducted.

Brief Description of the Drawing

Figure 1 shows a view for explaining the communication system according to the prior art.

Figure 2 shows the principle of the communication system according to the present invention.

Figure 3 shows a block diagram of an embodiment of the present invention.

Figure 4 shows a block diagram of the present embodiment in which MAC is shown more in detail.

Figure 5 shows a flowchart of an interruption routine conducted in a service processor, and

Figure 6 is a block diagram of another embodiment of the present invention.

Detailed Description of the Preferred Embodiment

As shown in Figure 2, in a data processing system equipped with a plurality of units (A, B) 1 and common memory 2, an interruption signal 4 is transmitted from a unit (A) 1 to a unit (B) 1 in accordance with a writing 3 to a predetermined address of the common memory 2, the predetermined address in the common memory corresponding to unit (A). Unit (B) 1 receives an interruption signal 4 produced by unit 22. It performs an interruption process and reads the data in a predetermined area of the common memory 2, the predetermined area corresponding to the interruption signal, thereby performing a communication between units.

The present invention provides a communication system between data processing systems and between units constituting a data process system.

When an event to be notified to a predetermined unit (for example unit (B)) happens and a writing 3 corresponding to the event is conducted in the predetermined address of the common memory from the unit (A) and the address of the common memory is decoded by an address decoder 22, it produces an interruption signal 4 to a predetermined unit (B). The predetermined unit (B) receiving the interruption signal 4 reads the predetermined address corresponding to the kind of interruption signal 4 to recognize the content of the event. A predetermined event can be notified quickly from one unit (A) to another (B) and thus, the unit receiving the notification does not need to apply a polling process to the common memory 2. Therefore, the structure of a common control program of a unit (A, B) is simplified, thereby increasing the processing capability of respective units (A, B).

Figure 3 shows a block diagram of an embodiment of the present invention. A unit 22 decodes the address in which the data is written as shown by a writing 3 in the common memory 2 from respective units (communication units A, B, C...) 1 and produces an interruption signal 4 to the predetermined unit (D) 1. This unit 22 is important in realizing the present invention. The same reference numbers show the same items throughout all the drawings.

A communication system using a common memory according to the present invention will be explained by referring to Figures 3 more in detail.

The present embodiment does not relate to two-way communication but to one-way communication in which the data is transmitted from units (A, B, and C) to notify a certain event to unit (D). By expanding this system, a communication from a particular unit to a discretionary unit can be realized.

When an event occurs in units (A, B, and C) it is notified to unit(D)1. Then respective units (A, B, and C) write the item code, for example, on the address representing an area 21 corresponding to respective units on common memory 2.

Then three kinds of interruption signal 4 corresponding to units (A, B, and C) for performing a writing 3 are produced by address decoder circuit 22a and transmitted to unit (D) 1 through logical product circuit 22b.

Unit (D) 1 reads the content of areas 21 of the common memory 2 (namely, the areas corresponding to units (A), (B) and (C)) which are previously determined in accordance with three kinds of interruption signals 4, thereby quickly recognizing the above notification event.

As described above, the present invention provides a system for communicating between data processing systems and between units forming a data processing system. It writes, as shown by a

writing 3, a code of an event in an address corresponding to the units (A, B, and C) on the common memory 2 when the event occurring in respective units (A, B, and C) is notified to the other unit (D). Then it produces an interruption signal 4 for the other unit by decoding the writing address in common memory 2, and notifies the other unit (D) of the occurrence of the event by using different interruption signals 4.

As described above, the present communication system performs a communication between data processing systems and units constituting a data processing system. A unit produces an interruption signal 4 to a predetermined unit (D) by using a writing 3 into a predetermined address of the common memory, the address corresponding to respective units (A, B and C). The interruption signal 4 produced by unit 22 is received through the interruption process for unit (D) 1 to read predetermined area data of the common memory in accordance with the interruption signal 4, thereby performing a communication between units. A predetermined event can be notified from one unit to another at high speed and the unit receiving the notification does not need to perform a polling process to the common memory 2. This simplifies the structure of the control program in respective units (A, B, C, D...) 1 and includes a processing capability of respective units.

A detailed circuit of a memory access controller (MAC) 30 of a communication system using the common memory in accordance with the present invention is shown in Figure 4.

Processors (1), (2), (3)...(8) 31 are connected to common memory 32, through system information bus (SIBUS) 33 which is used as a common bus. Another processor corresponds to unit D of Figure 3 and comprises a service processor (SVP) 34. The embodiment shown in Figure 4 comprises 8 processors (1)...(8) 31 and SVP 34 which communicates with them, thereby providing a communication control system using a common memory 32, in which N vs. 1 communication is conducted. MAC 30 further comprises system information bus input registers (SIBIR (0), (1) and (2)) 35 and multiplexer (MPX), first command register (CMD) 36, first address register (ADR) 37 and first write data register (WDR) 38, decoder 39 and memory control logic circuit (MEM CNTL) 40, first read data register (RDR) 41, second read data register (RDR) 42, interruption register (INTR) 43, second command register (CMD) 44, second address register (ADR) 45, second write data register (WDR) 46 and system information bus output register (SIBOR) 47. The outputs of respective information bus input registers (SIBIR (0), (1) and (2)) 35 are connected to multiplexer (MPX). The output of the multiplexer (MPX) is connected to first command register

(CMD) 36, first address register (ADR) 37 and first write data register (WDR) 38. The output of first command register (CMD) 36 and first address register (ADR) 37 are connected to decoder 39 and the output of first write data register 38 is connected to common memory 32. The output of first address register 37 is also connected to a gate (G) to provide the address signal for common memory 32. The data read from common memory 32 is set in first read data register (RDR) 41 and the output of first read data register 41 is provided to second read data register (RDR) 42. An interruption signal obtained by decoding the output from first command register (CMD) 36 and first address register (ADR) 37 by decoder 39 is set in interruption register (INTR) 43. System information buffer in register (SIBIR) (1) and (2) 35 is formed to have three kinds of information set therein so that the differences in time between 4-bit-command, 18-bit-address and 16-bit-writing data is absorbed. Multiplexer (MPX) selects the above three kinds of information. The selected information is set in respective registers 36, 37 and 38 after they are divided into 4-bit-command, 18-bit-address and 16-bit write data. Decoder 39 decodes the outputs of first command register 36 and first address register 37 as recited above.

First command register (CMD) 36 receives a write command and first address register 37 receives a particular address, thereby forming an 8-bit interruption signal. The 8-bit interruption signal corresponds to the request for the interruption received from processors (1)...(8) 31 and the thus-obtained interruption signal is set in interruption register (INTR) 43. When a write command is received by first command register (CMD) 36, memory controller (MEM CNTL) 40 performs a write control of common memory 32 by obtaining write data from first write register (WDR) 38 and stores the 16-bit write data in an address designated by first address register (ADR) 37. The storing areas correspond to respective processors (1)...(8) and the write data is stored in an area corresponding to the processor which requests an interruption operation. The interruption signal from the decoder 39 is set in interruption register 43 and is provided to service processor 34 as an interruption request signal. Service processor (SVP) 34 receives the interruption signal and determines which of bits 0 to 7 in interruption register 43 is 1 and enables an interruption process routine so that the communication areas of the common memory 32 corresponding to processors 1 to 8 are read. Therefore, service processor (SVP) 34 performs a read and write operation for common memory 32. Therefore, the 4-bit read command outputted from service processor (SVP) 34 is stored in the second command register (CMD) 44. This 4-bit command (CMD) is

provided to memory controller (MEM CNTL) 40 through first command (CMD) register 36 to perform a read operation of common memory 32. When the data is read from the communication area of common memory 32, the reading address is provided by service processor (SVP) 34 as 18 bit address data through second address register (ADR) 45. The read out content is provided to service processor (SVP) 34 through first and second read registers (RDR) 41 and 42. When the data is written to common memory 32 from service processor (SVP) 34, the write command is set in second command register (CMD) 44 and the write data is set in second write register (WDR) 46, thereby controlling memory controller (MEM CNTL) 40 to perform a write operation for common memory 32 by writing the write data into common memory 32.

Figure 5 shows a flowchart of an interruption process routine applied to common memory 32 and is conducted by the service processor (SVP) 34. When an 8-bit interruption signal is provided in interruption register (INTR) 43, service processor (SVP) 34 enters an interruption process routine for common memory 32 and an interruption handler starts to operate (ST1). At first, the process reads 8-bit interruption signal from interruption register (INTR) 43 (ST2) and specifies (ST3) the processor number among the processors (1) to (8) depending on which of bits 0 to 7 is 1. When the processor (1) sends an interruption request to common memory 32, it stores the data in the area corresponding to the processor (1) in the common memory and the service processor (SVP) 34 executes a read operation for the communication area in common memory 32 (ST4), the communication area corresponding to the processor (1). Therefore, the service processor (SVP) 34 sets a read command and read address in the second command register (CMD) and the second address register (ADR) 45, respectively, to read common memory 32 and the content of common memory 32 is read out to service processor (SVP) 34. In step ST5, the process analyzes the command which is provided as a part of data obtained from the communication area of common memory 32, thereby transmitting the data as a message transmission to a task of the service processor (SVP) 34 in accordance with the command (ST6). As shown in Figure 5, the service processor (SVP) 34 has a plurality of kinds of tasks corresponding to respective processes, and the data is transmitted to the respective tasks based on the result of the analysis of the command in accordance with data transmitted by the corresponding processor. Therefore, generally speaking, N vs. 1 communication is possible between processors (1) to (8) and service processor (SVP) 34.

Figure 6 shows a detailed diagram of the com-

communication system using the common memory in a case of N vs. N processors. The same reference numbers as shown in Figure 4 represent the same items. The embodiment shown in Figure 6 differs from the embodiment shown in Figure 4, which represents the N vs. 1 communication case, as follows. Within memory access controller (MAC) 30, the output of decoder 39, namely, the interruption request signal of 8 bits is set in an interruption register (INTR) 43. In the previous embodiment shown in Figure 4, the content of interruption register (INTR) 43 is sent to the service processor (SVP) 34, which is different from processors (1) to (8). However, in the embodiment shown in Figure 6 the service processor (SVP) 34 is not used and the interruption signal is again transmitted to processors (1) to (8).

The interruption register (INTR) 43 contains 8 bits and respective bits correspond to processors (1) to (8). Respective processors are not requested by the interruption request signal issued by the processors themselves. Therefore, each of respective processors (1) to (8) masks a bit of the interruption signal, the bit corresponding to each of respective processors (1) to (8). Namely, the processor which issues the interruption request is different from the processor which receives the interruption signal. Thus, it becomes possible to perform a communication with other processors by using the interruption process signal.

Data are transmitted from processor (1), through system information bus (SIBUS) 33 and system information buffer input register (SIBIRO) to 2) 35 in memory access controller (MAC) 30. Memory access controller (MAC) 30 sets these data in 4-bit command register (CMD) 36, 18-bit address register (ADR) 37 and 16-bit write register (WDR) 38, respectively. Decoder 39 decodes the 4-bit write command in command register (CMD) 36 to confirm that the data are for writing and uses the write command and an address provided by address register (ADR) 37 to provide an 8-bit interruption signal, thereby setting it in interruption register (INTR) 43. In order to perform an interruption to processor (3), for example, the content of interruption register (INTR) 431 is provided such that the third bit is 1 and other bits are 0. Therefore, the signal read out from interruption register (INTR) 431 is sent to processors (1) to (8), but as the bit corresponding to processor (3) is "1", an interruption request is provided only to processor (3). Then, processor (3) performs an interruption process routine, and therefore, processor (3) provide a read command to common memory 32 through system information buffer input register (SIBIR) 35. Thus, an address is provided for access to a communication area of common memory 32. This area corresponds to the processor (1) as

command register (CMD) 44 provides a READ command. Memory controller (MEM CNTL) 40 is controlled to perform a read operation and the read address is provided through read address register (ADR) 37. Then, data is read out from a communication area on read memory 32 corresponding to processor (1). The data are provided to system information bus (SIBUS) 33 through read data register (RDR) 41 and system information buffer output register (SIBOR) 46. The system information bus (SIBUS) 33 shown at the bottom of the drawing is the same as that shown in the top of the drawing. Therefore, the data is read out from common memory 32 to the processor (3). The data read out from common memory 32 are provided by processor (1), thereby enabling a communication from processor (1) to processor (3).

As stated above, according to the present invention, the data from respective processor units are written into a predetermined address of the common memory and an interruption signal for interrupting a predetermined processor is generated. This interruption signal is received by a different processor unit, thereby enabling the data on the predetermined area of the common memory to be read out in accordance with the interruption process and enabling a communication between units.

Claims

1) A communication system in which a common memory is used by a plurality of units comprising:
means for writing data in a predetermined address of said common memory in which said data transmitted from a first one of said units is stored,
means for producing an interruption signal for interrupting a second one of said respective units based on the data transmitted to said common memory, and
means for reading the data from said predetermined area of said common memory which corresponds to said first unit, based on an interruption process of said second unit which receives said interruption signal produced by said interruption signal producing means, whereby a communication between first and second units can be conducted.

2) The communication system according to claim 1, wherein said interruption signal producing means comprises a decoder for decoding a write command and address data transmitted from the first unit to provide an interruption signal corresponding to the first unit.

3) The communication system according to

claim 2, wherein

said decoder comprises an address decoder for decoding an address of the data to be written in said common memory and a gate for receiving the write command from the first unit to form said interruption signal based on said address data.

4) The communication system according to claim 1, wherein

said common memory has a plurality of areas corresponding to respective units which request data transmission.

5) The communication system according to claim 1, wherein

said second unit for receiving said interruption signal accesses said common memory based on the content of a predetermined address in accordance with the kind of said interruption signal and reads the content from the address of the common memory, the address corresponding to the first unit.

6) The communication system according to claim 5, wherein

said second unit for receiving the interruption signal reads the content of the interruption register and determines the communication area of the common memory which corresponds to the first unit to read the data from the common memory, decodes the command included in the read data and transmits the data to a task corresponding to said command in said second unit.

7) The communication system according to claim 1, wherein

said second unit for receiving the interruption signal and for performing the interruption processes comprises a service processor.

8) The communication system according to claim 1, wherein

said plurality of units comprises N first processors and a second processor,

said data writing means comprises first command register for storing a command from said first processor, address register for storing an address of data to be written in said common memory and write data register for storing said data, which are connected to said N first processors,

said interruption signal producing means comprises a decoder for decoding the outputs of said first command register and address register, to produce said interruption signal and an interruption register for storing said interruption signal, and

said data reading means comprises a second command register for storing a command from said second processor, and address register for storing an address from which data is read from the common memory, which are connected to said common memory through said first command register and address register, and a read data register connected to the common memory and for storing the data read out from said common memory, said


second command register, address register, read data register and interruption register being connected to said second processor, thereby performing an N vs. 1 communication.

9) The communication system according to claim 1, wherein

where said plurality of units comprises N processors, one of N processors which communicates with another processor, and which requests a communication writes data in a predetermined address of the common memory and produces an interruption signal to interrupt another processor, which receives the interruption signal and reads the data from the communication area of the common memory which corresponds to said one processor based on the interruption signal and then masks a bit corresponding to one unit itself in the interruption signal, thereby performing an N vs. N communication, 10) The communication system according to claim 1, wherein

said data writing means comprises a command register for storing a command from said one processor, address register for storing an address of data to be written in said common memory by said one processor and write data register for storing said data,

said interruption signal processing means comprises a decoder for decoding the outputs of said command register and address register to produce said interruption signal, and an interruption register for storing said interruption signal, and said data reading means comprises a read data register for storing said data read from said common memory in accordance with a read command stored in said command register and a read address stored in said address register and corresponding to one processor.



PRIOR ART

Fig. 1




Fig. 2





Fig. 3






Fig. 5




Fig. 6